Cypress Semiconductor CY8C24423A Spezifikationen Seite 19

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 51
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 18
CY8C24223A, CY8C24423A
Document Number: 001-52469 Rev. *H Page 19 of 50
DC Analog Output Buffer Specifications
The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to
5.25 V and –40 °C T
A
85 °C, 3.0 V to 3.6 V and –40 °C T
A
85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at
25 °C and are for design guidance only.
Table 14. 5-V DC Analog Output Buffer Specifications
Symbol Description Min Typ Max Units Notes
V
OSOB
Input offset voltage (absolute value) 3 12 mV
TCV
OSOB
Average input offset voltage drift +6 V/°C
V
CMOB
Common mode input voltage range 0.5 V
DD
– 1.0 V
R
OUTOB
Output resistance
Power = low
Power = high
1
1
V
OHIGHOB
High output voltage swing (Load = 32 to V
DD
/2)
Power = low
Power = high
0.5 × V
DD
+ 1.1
0.5 × V
DD
+ 1.1
V
V
V
OLOWOB
Low output voltage swing (Load = 32 to V
DD
/2)
Power = low
Power = high
0.5 × V
DD
– 1.3
0.5 × V
DD
– 1.3
V
V
I
SOB
Supply current including bias cell (no load)
Power = low
Power = high
1.1
2.6
5.1
8.8
mA
mA
PSRR
OB
Supply voltage rejection ratio 52 64 dB V
OUT
> (V
DD
– 1.25).
C
L
Load Capacitance 200 pF This specification
applies to the
external circuit that is
being driven by the
analog output buffer.
Table 15. 3.3-V DC Analog Output Buffer Specifications
Symbol Description Min Typ Max Units Notes
V
OSOB
Input offset voltage (absolute value) 3 12 mV
TCV
OSOB
Average input offset voltage drift +6 V/°C
V
CMOB
Common mode input voltage range 0.5 V
DD
– 1.0 V
R
OUTOB
Output resistance
Power = low
Power = high
1
1
V
OHIGHOB
High output voltage swing (Load = 1 k to V
DD
/2)
Power = low
Power = high
0.5 × V
DD
+ 1.0
0.5 × V
DD
+ 1.0
V
V
V
OLOWOB
Low output voltage swing (Load = 1 k to V
DD
/2)
Power = low
Power = high
0.5 × V
DD
– 1.0
0.5 × V
DD
– 1.0
V
V
I
SOB
Supply current including bias cell (no load)
Power = low
Power = high
0.8
2.0
2.0
4.3
mA
mA
PSRR
OB
Supply voltage rejection ratio 52 64 dB V
OUT
> (V
DD
– 1.25).
C
L
Load Capacitance 200 pF This specification
applies to the
external circuit that is
being driven by the
analog output buffer.
Seitenansicht 18
1 2 ... 14 15 16 17 18 19 20 21 22 23 24 ... 50 51

Kommentare zu diesen Handbüchern

Keine Kommentare