
Document Number: 001-51038 Rev. *B Page 13 of 18
Software Controlled STORE/RECALL Cycle
The software controlled STORE/RECALL cycle follows.
[22]
Parameter Alt Description
35 ns 45 ns
Unit
Min Max Min Max
t
RC
[20]
t
AVAV
STORE/RECALL initiation cycle time 35 – 45 – ns
t
SA
[21, 22]
t
AVEL
Address setup time 0 – 0 – ns
t
CW
[21, 22]
t
ELEH
Clock pulse width 25 – 30 – ns
t
HACE
[21, 22]
t
ELAX
Address hold time 20 – 20 – ns
t
RECALL
RECALL duration – 20 – 20 s
Switching Waveforms
Figure 13. CE Controlled Software STORE/RECALL Cycle
[22]
t
RC
t
RC
t
SA
t
SCE
t
HACE
t
STORE
/ t
RECALL
DATA VALID
DATA VALID
6 # SSERDDA1 # SSERDDA
HIGH IMPEDANCE
ADDRESS
CE
OE
DQ (DATA)
Notes
20. CE
and OE low and WE high for output behavior.
21. The software sequence is clocked on the falling edge of CE
without involving OE (double clocking aborts the sequence).
22. The six consecutive addresses must be read in the order listed in the Mode Selection table. WE
must be HIGH during all six consecutive cycles.
Kommentare zu diesen Handbüchern