
CY7C1361V25
CY7C1363V25
CY7C1365V25
PRELIMINARY
22
Timing Diagrams
Write Cycle Timing
[16, 17]
Notes:
16. WE is the combination of BWE, BW
x
,
and GW to define a write cycle (see Write Cycle Description table).
17. WDx stands for Write Data to Address X.
ADSP
CLK
ADSC
ADV
ADD
CE
1
OE
GW
WE
CE
2
CE
3
1a
Data-
In
t
CYC
t
CH
t
CL
t
ADS
t
ADH
t
ADS
t
ADH
t
ADVS
t
ADVH
WD1
WD2
WD3
t
AH
t
AS
t
WS
t
WH
t
WH
t
WS
t
CES
t
CEH
t
CES
t
CEH
t
CES
t
CEH
2b
3a
1a
Single Write
Burst Write
Unselected
ADSP
ignored with CE
1
inactive
CE
1
masks ADSP
= DON’T CARE
= UNDEFINED
Pipelined Write
2a
2c
2d
t
DH
t
DS
High-Z
High-Z
Unselected with CE
2
ADV Must Be Inactive for ADSP Write
ADSC initiated write
Kommentare zu diesen Handbüchern