
Document Number : 38-16007 Rev. *L Page 27 of 34
Table 38. DIO Interface
Parameter Description Min Typ Max Unit
Transmit
t
TX_DIOVAL_SU
DIOVAL setup time 2.1 – – µs
t
TX_DIO_SU
DIO setup time 2.1 – – µs
t
TX_DIOVAL_HLD
DIOVAL hold time 0 – – µs
t
TX_DIO_HLD
DIO hold time 0 – – µs
t
TX_IRQ_HI
Minimum IRQ high time - 32 chips/bit DDR – 8 – µs
Minimum IRQ high time - 32 chips/bit – 16 – µs
Minimum IRQ high time - 64 chips/bit – 32 – µs
t
TX_IRQ_LO
Minimum IRQ low time - 32 chips/bit DDR – 8 – µs
Minimum IRQ low time - 32 chips/bit – 16 – µs
Minimum IRQ low time - 64 chips/bit – 32 – µs
Receive
t
RX_DIOVAL_VLD
DIOVAL valid time - 32 chips/bit DDR –0.01 – 6.1 µs
DIOVAL valid time - 32 chips/bit –0.01 – 8.2 µs
DIOVAL valid time - 64 chips/bit –0.01 – 16.1 µs
t
RX_DIO_VLD
DIO valid time - 32 chips/bit DDR –0.01 – 6.1 µs
DIO valid time - 32 chips/bit –0.01 – 8.2 µs
DIO valid time - 64 chips/bit –0.01 – 16.1 µs
t
RX_IRQ_HI
Minimum IRQ high time - 32 chips/bit DDR – 1 – µs
Minimum IRQ high time - 32 chips/bit – 1 – µs
Minimum IRQ high time - 64 chips/bit – 1 – µs
t
RX_IRQ_LO
Minimum IRQ low time - 32 chips/bit DDR – 8 – µs
Minimum IRQ low time - 32 chips/bit – 16 – µs
Minimum IRQ low time - 64 chips/bit – 32 – µs
Figure 13. DIO Receive Timing Diagram
Figure 14. DIO Transmit Timing Diagram
data
DIO/
DIOVAL
IRQ
data
t
RX_IRQ_HI
t
RX_IRQ_LO
S
A
M
P
L
E
t
RX_DIOVAL_VLD
t
RX_DIO_VLD
data
S
A
M
P
L
E
DIO/
DIOVAL
IRQ
data data
t
TX_IRQ_HI
t
TX_IRQ_LO
t
TX_DIO_SU
t
TX_DIOVAL_SU
t
TX_DIOVAL_HLD
t
TX_DIO_HLD
S
A
M
P
L
E
S
A
M
P
L
E
Not Recommended for New Designs
[+] Feedback
Kommentare zu diesen Handbüchern